



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/614,905	07/07/2003	Sergio Camerlo	CISCO-6920	7936
49715	7590	06/29/2005		EXAMINER
THELEN REID & PRIEST LLP				KIM, AHSHIK
CISCO				
P.O. BOX 640640			ART UNIT	PAPER NUMBER
SAN JOSE, CA 95164-0640			2876	

DATE MAILED: 06/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	10/614,905	CAMERLO ET AL.
<b>Examiner</b>	<b>Art Unit</b>	
	Ahshik Kim	2876

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

1)  Responsive to communication(s) filed on 7/7/03 (initial filing of application).

2a)  This action is FINAL.                            2b)  This action is non-final.

3)  Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

4)  Claim(s) 1-34 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5)  Claim(s) \_\_\_\_\_ is/are allowed.

6)  Claim(s) 1-34 is/are rejected.

7)  Claim(s) \_\_\_\_\_ is/are objected to.

8)  Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

9)  The specification is objected to by the Examiner.

10)  The drawing(s) filed on 07 July 2003 is/are: a)  accepted or b)  objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)  The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a)  All b)  Some \* c)  None of:  
1.  Certified copies of the priority documents have been received.  
2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1)  Notice of References Cited (PTO-892)  
2)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3)  Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_

4)  Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_ .

5)  Notice of Informal Patent Application (PTO-152)

6)  Other: \_\_\_\_\_

**DETAILED ACTION**

*Drawings*

1. This application is filed with informal drawings, which are acceptable for examination purposes only. Formal drawings will be required in response to this Office Action or during the prosecution of this Application.

*Claim Rejections - 35 USC § 112*

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

10 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
3. Claim 16 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as  
15 the invention.

Examiner respectfully requests Applicant to point out a figure in the drawing showing how the arrangement recited in claim 16.

The lack of an art rejection with this Office action is not an indication of allowable subject matter (i.e., even though claims 16 is rewritten or amended to overcome the rejection  
20 under 35 U.S.C. 112 as discussed above). The disclosure/claimed language is such that it is impractical to conduct a reasonable search of the prior art by the Examiner.

*Claim Rejections - 35 USC § 102*

Art Unit: 2876

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

5 (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1, 2, 15, 17-21, and 28 are rejected under 35 U.S.C. 102(b) as being anticipated by Degani et al. (US 6,282,100 B1, hereinafter “Degani”).

10 Re claims 1, 15, 17-21, and 28, Degani discloses an electronic interconnection system comprising printed wiring boards 15 and 21, a chip package 11 mounted on the PWB 15; the chip package has a first surface having contact pads (lower part of the chip package 11); an electrical connection in the form of solder balls connecting the chip package 11 with the PWB 15; and bridge lead 25 connecting the PWB 15 to the second PWB 21. As it not shown in the main figure, the runners 17 of figure 2 severs as connecting the chip with the wire bonding pads 15 (end point of 25 on PWB 15). Therefore, a package substrate 18 of the instant application is 15 of Degani; and contacting pads 22 are the runners 17 of Degani.

Re claim 2, the chip 11 is mounted on the second surface of the PWB 15.

***Claim Rejections - 35 USC § 103***

20 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

25 (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out 5 the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

8. Claims 3 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Degani et al. (US 6,282,100 B1).

10 The teachings of Degain have been discussed above. Degain discloses that the PWB 15 and PWB 21 are die bonded. It is the Examiner's view that die bonding and bonding utilizing solder ball are functionally equivalent means of connecting electronic components. Degani, and many other cited references, in their disclosure, readily use die-boding, solder ball connection, and wire bonding in creating IC chip pagkage (see figure 3 of Degani). Accordingly, it is well 15 within one ordinary skill in the art to incorporate solder bonding in connecting the chip package with PWB.

9. Claims 4-7, 11, 12, 22-25, and 29-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Degani et al. (US 6,282,100 B1) in view of Eldridge et al. (US 6,336,269, hereinafter "Eldridge").

20 The teachings of Degain have been discussed above. Degani, however, fails to specifically teach or fairly suggest the bridge lead is one of flying lead style, edge wiping style, top wiping style, or double wiping style.

Eldridge teaches an electronic component structure and various contact types used in manufacturing the electronic components (see abstract). The electronic components include PCB (col. 4, lines 14+) and electronic packages (col. 4, lines 65+). Eldridge further discloses various connecting means such as flying lead wire bonding (col. 6, lines 51+) and wiping contact 5 surface (col. 7, lines 2+).

In view of Eldridge's, disclosure, various bonding means such as flying lead style or wiping style are functionally equivalent means of connecting electronic components. What method is selected largely depends on the characteristics/functions of the component, production cost, availability of material, setup of manufacturing environment or purely the user's preference.

10 Accordingly, it is the Examiner's view that choosing a particular method over the others would not affect the function of the electronic component.

10. Claims 8, 9, 13, 14, 26, 27, 33, and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Degani et al. (US 6,282,100 B1) in view of Mertol (US 5,866,943, hereinafter "Mortel").

15 The teachings of Degani have been discussed above. Degani, however, fails to specifically teach or fairly suggest the bridge lead is comprised of means to dissipate heat and shielding electro-magnetic shields.

Mertol discloses an electronic package comprising an IC chip and ball grid array (see abstract). The packaged device includes electro-magnetic shielding. Some leads connected to the 20 chip are connected to the heat sink to dissipate heat generated from the electronic package (col. 8, lines 23+).

Art Unit: 2876

In view of Mortels' disclosure, it would have been obvious to an ordinary skill in the art at the time the invention was made to employ notoriously well-known heat sink and electro-magnetic shielding to the teachings of Degani in order to ensure that the package's durability and desired functionalities are met. It is known that IC chips or packages generate heat, which needs to be transferred out to avoid overheating and a potential destruction of the chip. Various means of heat dissipating means are used in IC chip packages. Electro-magnetic interferences are often called "noise" which interferes with signal transmission from/to the chip to other devices.

5 Means to reduce noise for the correct signal transmission is also readily used in chip manufacturing. These improvements would have been an obvious expedient, well within the ordinary skill in the art.

10

### ***Conclusion***

I. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Nakamura (US 6,054,759); Bertin et al. (US 5,977,640); Bertin et al. (US 6,294,406);  
15 Yamada et al. (US 5,306,948); Chang et al. (US 5,959,348) disclose IC packages and the methods for manufacturing IC packages. Applicant is respectfully suggested to carefully review these references.

II. Any inquiry concerning this communication or earlier communications from the examiner should be directed to *Ahshik Kim* whose telephone number is (571)272-2393. The examiner can normally be reached between the hours of 6:00AM to 3:00PM Monday thru Friday.

20 If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael G. Lee, can be reached on (571)272-2398. The fax number directly to the Examiner is (571)273-2393. The fax phone number for this Group is (703)872-9306.

25 Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [ahshik.kim@uspto.gov].

30 *All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly*

Art Unit: 2876

*signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.*

5 Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.



Ahshik Kim  
Patent Examiner  
Art Unit 2876  
June 24, 2005